Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Updated Placements (From 9-30 to 10-2)

...

Routing

...

PDN Analysis

Goal is to calculate loop impedance for the following:

  • VBUS: Input connector -> NMOS, NMOS -> Buck IC

  • SW: Buck IC -> Inductor

  • 5V: Inductor -> Pixhawk Conn, Inductor -> USB-C Conn, also do Inductor to farthest decoupling cap down (basically before the via punch down to L4).

Used the Power Analyzer by Keysight tool, not able to calculate the loop impedance directly, use the voltage drop and current simulated to calculated loop impedance.

...

image-20241025-165540.pngImage Addedimage-20241025-165417.pngImage Added